快速发布采购 管理采购信息

AD9261 PDF Datasheet浏览和下载

型号.:
AD9261
PDF下载:
下载PDF文件
内容描述:
[16-Bit, 10 MHz Bandwidth, 30 MSPS to 160 MSPS Continuous Time Sigma-Delta ADC]
文件大小:
547 K
文件页数:
28 Pages
品牌Logo:
品牌名称:
AD [ ANALOG DEVICES ]
PCB Prototype
 浏览型号AD9261的Datasheet PDF文件第2页浏览型号AD9261的Datasheet PDF文件第3页浏览型号AD9261的Datasheet PDF文件第4页浏览型号AD9261的Datasheet PDF文件第5页浏览型号AD9261的Datasheet PDF文件第6页浏览型号AD9261的Datasheet PDF文件第7页浏览型号AD9261的Datasheet PDF文件第8页浏览型号AD9261的Datasheet PDF文件第9页 
16-Bit, 10 MHz Bandwidth, 30 MSPS to
160 MSPS Continuous Time Sigma-Delta ADC
AD9261
FEATURES
SNR: 83 dB (85 dBFS) to 10 MHz input
SFDR: 87 dBc to 10 MHz input
Noise figure: 15 dB
Input impedance: 1 kΩ
Power: 340 mW
1.8 V analog supply operation
1.8 V to 3.3 V output supply
Selectable bandwidth
2.5 MHz/5 MHz/10 MHz
Output data rate: 30 MSPS to 160 MSPS
Integrated decimation filters
Integrated sample rate converter
On-chip PLL clock multiplier
On-chip voltage reference
Offset binary, Gray code, or twos complement data format
Serial control interface (SPI)
FUNCTIONAL BLOCK DIAGRAM
AVDD
DRVDD
OR
VIN+
VIN–
Σ-Δ
MODULATOR
LOW-PASS
DECIMATION
FILTER
SAMPLE
RATE
CONVERTER
CMOS
BUFFER
D15
D0
PLL_
LOCKED
VREF
AD9261
PHASE
LOCKED
LOOP
SERIAL
INTERFACE
CLK+
CLK–
DCO
07803-001
CFILT
AGND
SDIO SCLK CSB
DGND
Figure 1.
APPLICATIONS
Data acquisition
Automated test equipment
Instrumentation
Medical imaging
GENERAL DESCRIPTION
The AD9261 is a single 16-bit analog-to-digital converter
(ADC) based on a continuous time (CT) sigma-delta (Σ-Δ)
architecture that achieves 87 dBc of dynamic range over a 10 MHz
input bandwidth. The integrated features and characteristics
unique to the continuous time Σ-Δ architecture significantly
simplify its use and minimize the need for external components.
The AD9261 has a resistive input impedance that relaxes the
requirements of the driver amplifier. In addition, a 32× oversam-
pled fifth-order continuous time loop filter significantly attenuates
out-of-band signals and aliases, reducing the need for external
filters at the input.
An external clock input or the integrated integer-N PLL provides
the 640 MHz internal clock needed for the oversampled conti-
nuous time Σ-Δ modulator. On-chip decimation filters and sample
rate converters reduce the modulator data rate from 640 MSPS to a
user-defined output data rate from 30 MSPS to 160 MSPS,
enabling a more efficient and direct interface.
The digital output data is presented in offset binary, Gray code,
or twos complement format. A data clock output (DCO) is
provided to ensure proper timing with the receiving logic.
The AD9261 operates on a 1.8 V analog supply and a 1.8 V
to 3.3 V digital supply, consuming 340 mW. The AD9261 is
available in a 48-lead LFCSP and is specified over the industrial
temperature range (−40°C to +85°C).
PRODUCT HIGHLIGHTS
1.
2.
3.
Continuous time Σ-Δ architecture efficiently achieves high
dynamic range and wide bandwidth.
Passive input structure reduces or eliminates the require-
ments for a driver amplifier.
An oversampling ratio of 32× and high order loop filter
provide excellent alias rejection reducing or eliminating the
need for antialiasing filters.
An integrated decimation filter, sample rate converter, PLL
clock multiplier, and voltage reference provide ease of use.
This part operates from a single 1.8 V analog power supply
and 1.8 V to 3.3 V output supply.
4.
5.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
©2010 Analog Devices, Inc. All rights reserved.