快速发布采购 管理采购信息

MCP3201-BI/P PDF Datasheet浏览和下载

型号:
MCP3201-BI/P
PDF下载:
下载PDF文件 在线浏览文档
内容描述:
2.7V 12位A / D转换器,带有SPI串行接口 [2.7V 12-Bit A/D Converter with SPI Serial Interface]
文件大小:
685 K
文件页数:
36 Pages
品牌Logo:
品牌名称:
MICROCHIP [ MICROCHIP TECHNOLOGY ]


 浏览型号MCP3201-BI/P的Datasheet PDF文件第2页浏览型号MCP3201-BI/P的Datasheet PDF文件第3页浏览型号MCP3201-BI/P的Datasheet PDF文件第4页浏览型号MCP3201-BI/P的Datasheet PDF文件第5页浏览型号MCP3201-BI/P的Datasheet PDF文件第6页浏览型号MCP3201-BI/P的Datasheet PDF文件第7页浏览型号MCP3201-BI/P的Datasheet PDF文件第8页浏览型号MCP3201-BI/P的Datasheet PDF文件第9页 
MCP3201
2.7V 12-Bit A/D Converter with SPI Serial Interface
Features
12-bit resolution
±1 LSB max DNL
±1 LSB max INL (MCP3201-B)
±2 LSB max INL (MCP3201-C)
On-chip sample and hold
SPI serial interface (modes 0,0 and 1,1)
Single supply operation: 2.7V - 5.5V
100 ksps maximum sampling rate at V
DD
= 5V
50 ksps maximum sampling rate at V
DD
= 2.7V
Low power CMOS technology
500 nA typical standby current, 2 µA maximum
400 µA maximum active current at 5V
Industrial temp range: -40°C to +85°C
8-pin MSOP, PDIP, SOIC and TSSOP packages
Description
The Microchip Technology Inc. MCP3201 device is a
successive approximation 12-bit Analog-to-Digital
(A/D) Converter with on-board sample and hold
circuitry. The device provides a single pseudo-differen-
tial input. Differential Nonlinearity (DNL) is specified at
±1 LSB, and Integral Nonlinearity (INL) is offered in
±1 LSB (MCP3201-B) and ±2 LSB (MCP3201-C)
versions. Communication with the device is done using
a simple serial interface compatible with the SPI
protocol. The device is capable of sample rates of up to
100 ksps at a clock rate of 1.6 MHz. The MCP3201
device operates over a broad voltage range (2.7V -
5.5V). Low-current design permits operation with
typical standby and active currents of only 500 nA and
300 µA, respectively. The device is offered in 8-pin
MSOP, PDIP, TSSOP and 150 mil SOIC packages.
Applications
Sensor Interface
Process Control
Data Acquisition
Battery Operated Systems
Package Types
MSOP, PDIP, SOIC, TSSOP
V
REF
IN+
1
MCP3201
2
3
4
8
7
6
5
V
DD
CLK
D
OUT
CS/SHDN
Functional Block Diagram
V
REF
V
DD
V
SS
IN–
V
SS
DAC
Comparator
IN+
IN-
Sample
and
Hold
Control Logic
12-Bit SAR
Shift
Register
CS/SHDN
CLK
D
OUT
©
2008 Microchip Technology Inc.
DS21290E-page 1